Pmts Silicon Design Engineer H-1B salaries — 154 certified filings (FY2019–FY2026)
- 35
- Filings · FY2025
- $205k
- Median base · FY2025
- $155k–$205k
- Middle 50% · FY2025
- Advanced Micro Devices
- Top sponsor · 148 all-time
Pmts Silicon Design Engineer: 154 certified H-1B LCAs since FY2019. In FY2025 the median base salary was $205k across 35 filings, with the middle 50% of offers between $155k and $205k. The biggest sponsors are Advanced Micro Devices, Xilinx; most filings are in Austin, TX.
How much does a Pmts Silicon Design Engineer make on an H-1B?
Certified base salary by fiscal year: each box is the p25–p75 range, the heavy line the median, the whiskers reach p10–p90. $205k median in FY2025. Base pay only — hover a year for its figures.
How has Pmts Silicon Design Engineer sponsorship changed?
15 certified filings in FY2019 → 15 in FY2026. The change column is each year against the one before.
| Fiscal year | Filings | vs prior FY | Median base |
|---|---|---|---|
| FY2026 | 15 | −57% | $176k |
| FY2025 | 35 | +59% | $205k |
| FY2024 | 22 | +29% | $220k |
| FY2023 | 17 | −26% | $161k |
| FY2022 | 23 | +92% | $177k |
| FY2021 | 12 | −20% | $177k |
| FY2020 | 15 | 0% | $200k |
| FY2019 | 15 | — | $150k |
Which companies sponsor H-1B Pmts Silicon Design Engineers?
The employers with the most certified filings, all years, with their median base salary. Open any employer for its full profile.
| # | Employer | Filings | Median base |
|---|---|---|---|
| 1 | Advanced Micro Devices | 148 | $181k |
| 2 | Xilinx | 6 | $205k |
Where are H-1B Pmts Silicon Design Engineer jobs located?
Worksite cities with the most certified filings for this title, all years.
| # | City | Filings | Median base |
|---|---|---|---|
| 1 | Austin, TX | 53 | $168k |
| 2 | Santa Clara, CA | 51 | $205k |
| 3 | Boxborough, MA | 18 | $162k |
| 4 | San Diego, CA | 8 | $176k |
| 5 | Orlando, FL | 7 | $163k |
| 6 | San Jose, CA | 6 | $205k |
| 7 | Folsom, CA | 4 | $142k |
| 8 | La Jolla, CA | 3 | $220k |
| 9 | Autin, TX | 1 | $141k |
| 10 | Beaverton, OR | 1 | $230k |
Common questions about Pmts Silicon Design Engineer H-1B salaries
- What is the median H-1B salary for a Pmts Silicon Design Engineer?
- The median certified H-1B base salary for Pmts Silicon Design Engineer is $205k (FY2025), from 35 filings. Across all years the middle 50% earn between $157k and $220k.
- Which companies sponsor the most H-1B Pmts Silicon Design Engineers?
- The top H-1B sponsors for Pmts Silicon Design Engineer are Advanced Micro Devices, Xilinx.
- Where are most H-1B Pmts Silicon Design Engineer jobs located?
- The top worksite locations for H-1B Pmts Silicon Design Engineer roles are Austin, TX, Santa Clara, CA, Boxborough, MA.
- Does a certified LCA mean Pmts Silicon Design Engineer H-1B visas were approved?
- No. A Labor Condition Application (LCA) is the Department of Labor attestation an employer must have certified before filing an H-1B petition with USCIS. It records the job, worksite and offered wage, but not whether the petition was filed, selected in the lottery, or approved. Filing counts measure intent to sponsor, not headcount.
- What salary do these figures show?
- The base annual wage offered on the certified LCA, converted to a yearly amount. Bonus, equity, overtime and benefits are not included, so total compensation is typically higher. Figures are medians and percentiles over certified filings; wages above $5,000,000 a year are excluded as data-entry errors.
- What does the fiscal year mean here?
- Years are U.S. government fiscal years, October to September: FY2025 runs from October 1, 2024 to September 30, 2025. This matches how the Department of Labor publishes the disclosure files. The most recent year may be partial until its final quarter is released.
Keep exploring
Calculate your H-1B lottery odds →orCheck out the insights →
Source: U.S. Department of Labor, Office of Foreign Labor Certification — certified LCA disclosure data through June 2026 (FY2019–FY2026). An LCA is not an approved visa; pay figures are base salary and exclude bonus and equity. Methodology →